PRESETTABLE BCD/DECADE UP/DOWN COUNTER

High-Speed Silicon-Gate CMOS


The IN74ACT192 is identical in pinout to the LS/ALS192, HC/HCT192. The IN74ACT192 may be used as a level converter for interfacing TTL or NMOS outputs to High Speed CMOS inputs.

The counter has two separate clock inputs, a Count Up Clock and Count Down Clock inputs. The direction of counting is determined by which input is clocked. The outputs change state synchronous with the LOW-to-HIGH transitions on the clock inputs. This counter may be preset by entering the desired data on the P0, P1, P2, P3 input. When the Parallel Load input is taken low the data is loaded independently of either clock input. This feature allows the counters to be used as devide-by-n by modifying the count lenght with the preset inputs. In addition the counter can also be cleared. This is accomplished by inputting a high on the Master Reset input. All 4 internal stages are set to low independently of either clock input. Both a Terminal Count Down (TC_D) and Terminal Count Up (TC_U) Outputs are provided to enable cascading of both up and down counting functions. The TC_D output produces a negative going pulse when the counter underflows and TC_U outputs a pulse when the counter overflows. The counter can be cascaded by connecting the TC_{II} and TC_D outputs of one device to the

Count Up Clock and Count Down Clock inputs, respectively,

- TTL/NMOS Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 1.0 μA; 0.1 μA @ 25°C
- Outputs Source/Sink 24 mA


of the next device.




ORDERING INFORMATION

IN74ACT192N Plastic IN74ACT192D SOIC T_A = -40° to 85° C for all packages

PIN ASSIGNMENT



LOGIC DIAGRAM



PIN 16 =V_{CC} PIN 8 = GND



IN74ACT192

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V_{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V_{IN}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
V_{OUT}	DC Output Voltage (Referenced to GND)	-0.5 to V_{CC} +0.5	٧
I _{IN}	DC Input Current, per Pin	±20	mA
I _{OUT}	DC Output Sink/Source Current, per Pin	±50	mA
I _{CC}	DC Supply Current, V _{CC} and GND Pins	±50	mA
P_{D}	Power Dissipation in Still Air, Plastic DIP+	750	mW
	SOIC Package+	500	
Tstg	Storage Temperature	-65 to +150	Ô
TL	Lead Temperature, 1 mm from Case for 10	260	°C
	Seconds		
	(Plastic DIP or SOIC Package)		

Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

SOIC Package: : - 7 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V_{CC}	DC Supply Voltage (Referenced to GND)	4.5	5.5	V
V_{IN}, V_{OUT}	DC Input Voltage, Output Voltage (Referenced to GND)		V _{CC}	V
T_J	Junction Temperature (PDIP)		140	°C
T _A	Operating Temperature, All Package Types		+85	°C
I _{OH}	Output Current - High		-24	mA
I _{OL}	Output Current - Low		24	mA
t _r , t _f	Input Rise and Fall Time * V _{CC} =4.5 V	0	10	ns/V
	(except Schmitt Inputs) V _{CC} =5.5 V	0	8.0	

V_{IN} from 0.8 V to 2.0 V

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range $GND \le (V_{IN} \text{ or } V_{OUT}) \le V_{CC}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

⁺Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C

DC ELECTRICAL CHARACTERISTICS(Voltages Referenced to GND)

		, J	V_{CC}	Guaranteed Limits		
Symbol	Parameter	Test Conditions	V	25 °C	-40°C to 85°C	Unit
V _{IH}	Minimum High- Level Input Voltage	V _{OUT} =0.1 V or V _{CC} -0.1 V	4.5 5.5	2.0 2.0	2.0 2.0	V
V _{IL}	Maximum Low - Level Input Voltage	V _{OUT} =0.1 V or V _{CC} -0.1 V	4.5 5.5	0.8 0.8	0.8 0.8	V
V _{OH}	Minimum High- Level Output Voltage	I _{OUT} ≤ -50 μA	4.5 5.5	4.4 5.4	4.4 5.4	V
		* V _{IN} =V _{IH} or V _{IL} I_{OH} =-24 mA I_{OH} =-24 mA	4.5 5.5	3.86 4.86	3.76 4.76	
V _{OL}	Maximum Low- Level Output Voltage	$I_{OUT} \le 50 \mu A$	4.5 5.5	0.1 0.1	0.1 0.1	V
		[*] V _{IN} =V _{IH} I _{OL} =24 mA I _{OL} =24 mA	4.5 5.5	0.36 0.36	0.44 0.44	
I _{IN}	Maximum Input Leakage Current	V _{IN} =V _{CC} or GND	5.5	±0.1	±1.0	μΑ
I _{OLD}	+Minimum Dynamic Output Current	V _{OLD} =1.65 V Max	5.5		75	mA
I _{OHD}	+Minimum Dynamic Output Current	V _{OHD} =3.85 V Min	5.5		-75	mA
Icc	Maximum Quiescent Supply Current (per Package)	V _{IN} =V _{CC} or GND	5.5	8.0	80	μА

* All outputs loaded; thresholds on input associated with output under test.

FUNCTION TABLE

Inputs			Mode	
MR	PL	CP∪	CP _D	
Н	Χ	Χ	Χ	Reset(Asyn.)
L	L	Χ	Χ	Preset(Asyn.)
L	Τ	7	Η	No Count
L	Η	\	Н	Count Up
L	Τ	Ι	\	Count Down
Ĺ	I	Ι	7	No Count

X = don't care

The IN74ACT192 can be preset to any state, but will not count beyond 9. If preset to state 10, 11, 12, 13, 14 or 15, it will follow the sequence 10, 11, 6: 12, 13, 4: 14, 15, 2 if counting Up, and follow the sequence 15, 14, 13, 12, 11, 10, 9 if counting Down.

Logic equations
For Terminal Count:

$$\overline{TC}_U = Q_0 \bullet Q_3 \bullet \overline{CP}_U$$

$$\overline{TC}_D = \overline{Q}_0 \bullet \overline{Q}_1 \bullet \overline{Q}_2 \bullet \overline{Q}_3 \bullet \overline{CP}_D$$



⁺Maximum test duration 2.0 ms, one output loaded at a time.

IN74ACT192

AC ELECTRICAL CHARACTERISTICS(V_{CC} =5.0 V \pm 10%, C_L =50pF,Input t_r = t_f =3.0 ns)

	TRICAL CHARACTERISTICS(VCC-5.0 V ± 1)			_		110)
			Guaranteed Limits			
Symbol	Parameter	25 °C		-40°C to		Unit
		_		85°C		
		Min	Max	Min	Max	
f _{max}	Maximum Clock Frequency (Figure 1)	100		80		MHz
t _{PLH}	Propagation Delay, CP_U or to \overline{TC}_U or		15		16.5	ns
	TC _D (Figure 2)					
t _{PHL}	Propagation Delay, CP_U or CP_D to \overline{TC}_U or		14		15.5	ns
	\overline{TC}_D (Figure 2)					
t _{PLH}	Propagation Delay, CP_U or CP_D to Q_n (Figure 1)		12		13.5	ns
t _{PHL}	Propagation Delay, CP_U or CP_D to Q_n (Figure 1)		12		13.5	ns
t _{PLH}	Propagation Delay, P _n to Q _n (Figure 3)		12		13.5	ns
t _{PHL}	Propagation Delay, P _n to Q _n (Figure 3)		12		13.5	ns
t _{PLH}	Propagation Delay, \overline{PL} to Q_n (Figure 4)		12		13.5	ns
t _{PHL}	Propagation Delay, \overline{PL} to Q_n (Figure 4)		15		16.5	ns
t _{PHL}	Propagation Delay, MR to Q _n (Figure 5)		15		16.5	ns
t _{PLH}	Propagation Delay, MR to \overline{TC}_U (Figure 6)		14		15.5	ns
t _{PHL}	Propagation Delay, MR to \overline{TC}_D (Figure 6)		14		15.5	ns
t _{PLH}	Propagation Delay, \overline{PL} to \overline{TC}_U or \overline{TC}_D (Figure 6)		15		16.5	ns
t _{PHL}	Propagation Delay, \overline{PL} to \overline{TC}_U or \overline{TC}_D (Figure 6)		11		12.5	ns
t _{PLH}	Propagation Delay, P_n to \overline{TC}_U or \overline{TC}_D (Figure 6)		15		16.5	ns
t _{PHL}	Propagation Delay, P_n to \overline{TC}_U or \overline{TC}_D (Figure 6)		15		16.5	ns
C_{IN}	Maximum Input Capacitance	4.	5	4	.5	pF

		Typical @25°C,V _{CC} =5.0 V	
C_{PD}	Power Dissipation Capacitance	45	pF

TIMING REQUIREMENTS(C_L =50pF, Input t_r = t_f =3.0 ns, V_{CC} =5.0 V \pm 10%)

		Guarante		
Symbol	Parameter	25 °C	-40°C to	Unit
			85°C	
t _{su}	Minimum Setup Time, P_n to \overline{PL} (Figure 7)	8	9	ns
t _h	Minimum Hold Time, \overline{PL} to P _n (Figure 7)	-1.0	-1.0	ns
t _w	Minimum Pulse Width, \overline{PL} (Figure 4)	14	15	ns
t _w	Minimum Pulse Width, CP _U or CP _D	10	11	ns
	(Figure 1)			
t_{w}	Minimum Pulse Width, MR (Figure 5)	12	14	ns
t_{rec}	Minimum Recovery Time, \overline{PL} to CP_U or	8	9	ns
	CP _D (Figure 5)			
t _{rec}	Minimum Recovery Time, MR to CPu or	14	16	ns
	CP _D (Figure 5)			




Figure 1. Switching Waveforms

Figure 2. Switching Waveforms





Figure 3. Switching Waveforms

Figure 4. Switching Waveforms

IN74ACT192






Figure 5. Switching Waveforms

Figure 6. Switching Waveforms





Figure 7. Switching Waveforms

TIMING DIAGRAM



EXPANDED LOGIC DIAGRAM

